Effect of germanium concentration and tunnel oxide thickness on nanocrystal formation and charge storage/retention characteristics of a trilayer memory structure
In the past few years, the portable electronic devices have significantly impacted the market of consumer electronics. Because of the low working voltage and nonvolatility, the selection of storage media for most portable electronic devices is the Flash memory which almost bases on the structure of the continuous floating gate ͑FG͒.
1,2 Despite a huge success in commercializing, conventional FG devices have some drawbacks. 2 The most prominent one is that once there is a charge leakage path ͑resulting from P/E-cycle degradation͒ in gate oxide, all the charges stored in the floating gate will leak away from this one single path because charges are stored in continuous energy level ͑conduction band͒ in FG. The scaling limitation stems from the extreme requirements put on the tunnel oxide layer. [3] [4] [5] To overcome the scaling limits of the conventional FG structure, the SONOS ͑historically MNOS͒, or floating-trap structure has drawn much attention recently. 6 An advantage of the SONOS device over the floating-gate device is its improved endurance, since a single defect will not cause the discharge of the memory due to the distributed energy levels which charges store in. 7, 8 The charge storage element of the SONOS structure is an insulating layer of silicon nitride with many discrete intrinsic traps ͑or energy levels͒. Therefore, the tripledielectric SONOS structure ͑poly-Si gate/blocking oxide/ silicon nitride/tunnel oxide/silicon substrate͒ is a potential candidate for high density EEPROM's and not only suitable for semiconductor manufacture but also a substitution to high-density DRAMs. Recently, different charge storage elements instead of silicon nitride have been studied to achieve the robust distributed charge storage. [9] [10] [11] In this contribution, the nitride-incorporated silicon germanium ͑SiGeN͒ was investigated to be a three novel distributed charge storage element. The charge-trapping layer of SiGeN, fabricated by the directly depositing using plasma enhanced chemical vapor deposition ͑PECVD͒ system, exhibits obvious charge-trapping memory effects under electrical measurements. Also, material analyses such as Fourier transform infrared spectroscopy ͑FTIR͒ were utilized to determine the composition of the SiGeN film. Figure 1 exhibits the process flow in this work. First, a 5 nm thick thermal oxide was grown as the tunnel oxide on p-type Si substrate by dry oxidation in an atmospheric pressure chemical vapor deposition ͑APCVD͒ furnace. Subsequently, a 20 nm amorphous silicon germanium nitride layer was deposited by plasma enhanced chemical vapor deposition ͑PECVD͒ on the tunnel oxide, followed by deposition of 20 nm amorphous silicon. The oxidation process was performed to fabricate the oxygen-incorporated SiO 2 served as blocking oxide, and the oxidation temperature was 900°C. Afterward, a steam densification at 900 ᮀ was also performed for 180 s to densify the blocking oxide. The deposition of the SiGeN film was kept at 200 ᮀ in a low pressure of 0.6 mTorr with precursors of SiH 4 ͑20 sccm͒, GeH 4 ͑5 sccm͒,NH 3 ͑30 sccm͒, and N 2 ͑500 sccm͒ and plasma power of 20 W. The low pressure of 0.6 mTorr during deposition leads the mean free path of electrons to be increased and to improve the uniformity of the thin film. 12 The deposition conditions of a-Si film, such as temperature and pressure, were the same as that of the SiGeN film deposition. Next, the high temperature a-Si oxidation was performed in the thermal furnace in oxygen ambient. The sequent steam oxidation was performed to improve the quality of oxidized a-Si layer as the blocking oxide. Finally, the Al gate was patterned and sintered to form a metal-oxide-insulator-oxidesilicon ͑MOIOS͒ structure with the charge trapping insulator of SiGeN.
The SiGeN layer of a MOIOS memory device is utilized to capture the injected carriers from the channel, which causes a variation in the threshold voltage of the memory device. Figure 2 shows the capacitance-voltage ͑C-V͒ hysteresis of the MOIOS structure. The electrical C-V measurements are performed by bidirectional voltage sweeping. The sweeping conditions were split as follows, ͑i͒ operated from 10 to −10 V, and reversely, ͑ii͒ from 7 to −7 V and reversely, as well as ͑iii͒ from 3 to −3 V and reversely. It is clearly shown in Fig. 2 that the threshold-voltage shift ͑memory window, ⌬V t ͒ of the MOIOS structure is prominentfor 900 ᮀ oxidation. When the device is programmed, the electrons directly tunnel from the Si substrate through the tunnel oxide, and are trapped in the forbidden gap of the SiGeN layer. For the erasion operation, the holes may tunnel from the valence band of the Si substrate and recombine with the electrons trapped in the SiGeN layer. The blocking oxide is utilized to prevent the carriers of gate electrode from injecting into the charge-trapping layer by Fowler-Nordheim ͑FN͒ tunneling. The threshold-voltage shift after the 7 V programming operation is 2 V for the SiGeN memory device with a-Si layer layer oxidized at 900 ᮀ. The large threshold voltage shift of memory device with oxidized a-Si film as blocking oxide layer is attributed to the presence of rich charge-trapped sites in the SiGeN film. When electrons are captured in the charge-trapping sites of the SiGeN film, a large threshold voltage shift is shown for a memory device. FTIR spectra of the SiGeN stack film following the oxidation of amorphous silicon layer are schematically shown in Fig.  3 . It is found the Si-H, Ge-H, N-H, Si-N, and Ge-N bonds are present in the SiGeN film, respectively. The trap-rich material can supported more trap site for charge storage. Hence, the memory windows were formed after programmed for the proposed material SiGeN in this experiment.
For the SiO 2 originated from oxidized a-Si film, there are dangling bonds or defects exist in the bulk and at the interface between SiGeN and SiO 2 layer. The electrons trapped near the channel will dominate the threshold voltage significantly than those far from the channel. The proposed SiGeN stack layer with high-temperature oxidized a-Si layer, therefore, contributes both larger memory window and the additional blocking oxide deposition for the nonvolatile memory application promisingly. The reliability issue of the MOIOS memory device is currently under investigation to promote the SiGeN-based nonvolatile memory as a candidate of the distributed charge storage memory device.
In conclusion, the ease technology to form SiGeN stack film with both distributed storage elements and upside blocking oxide has been demonstrated successfully for memory application. The memory windows after programming were resulted from the retainable dangling bonds, such as Si-H and Ge-H bonds. There is 2 V threshold voltage shift under 7 V write operation, which is sufficient for a memory device to define the signal "0" and "1" The new material of SiGeN severed as charge trapping layer was proposed and performed in this study.
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